systemverilog is a Vim plugin that offers syntax highlighting for SystemVerilog.IEEE 1800 SystemVerilog is the industry's first unified hardware description and verification language (HDVL) standard. SystemVerilog is a major extension of the established...